# 74ALVCH32973

# **16-bit bus transceiver and transparant D-type latch with 8 independent buffers**

Rev. 3 — 17 January 2013

**Product data sheet** 

## 1. General description

The 74ALVCH32973 is a 16-bit bus transceiver and transparent D-type latch with 8 independent buffers with bus hold inputs and 3-state outputs. It features direction (1DIR, 2DIR), latch enable (1LOE, 2LOE), transceiver output enable (1TOE, 2TOE) and latch enable (1LE, 2LE) control inputs; four 8-bit transceiver ports (1An, 2An & 1Bn, 2Bn); two 8-bit D-type latch output ports (1Qn, 2Qn) and an 8-bit buffer with data inputs Dn and outputs Yn. The configuration of the control pins allows the device to be used as one 8-bit buffer, two 8-bit transceivers, and two 8-bit latches or one 8-bit buffer, one 16-bit transceiver and one 16-bit latch.

The 8-bit buffer functions independently of the control inputs. The direction of data transmission between A and B is controlled by nDIR and when nTOE is set HIGH the A and B ports will assume a HIGH-impedance OFF-state, they will be effectively isolated. When nLE is HIGH, data at the A inputs enter the latches. In this condition the latches are transparent, a Q output will change each time its corresponding A-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on nLOE causes the Q outputs to assume a high-impedance OFF-state. Operation of the nLOE input does not affect the state of the latches.

#### 2. Features and benefits

- Wide supply voltage range from 1.2 V to 3.6 V
- Complies with JEDEC standard JESD8-B
- CMOS low power consumption
- Direct interface with TTL levels
- All data inputs have bus hold
- Output drive capability 50 Ω transmission lines at 85 °C
- Current drive ±24 mA at V<sub>CC</sub> = 3.0 V





## 3. Ordering information

Table 1. Ordering information

| Type number    | Temperature range | Package |   |          |  |  |
|----------------|-------------------|---------|---|----------|--|--|
|                |                   | Name    | Description   | Version  |  |  |
| 74ALVCH32973EC | –40 °C to +85 °C  | LFBGA96 | plastic low profile fine-pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05$ mm | SOT536-1 |  |  |

## 4. Functional diagram





## 5. Pinning information

#### 5.1 Pinning




Fig 3. Pin configuration

## 5.2 Pin description

Table 2. Pin description

| Symbol                                | Ball   | Description                                  |
|---------------------------------------|--|--|
| $n\overline{TOE}$ (n = 1 to 2)        | A3, J3   | transceiver output enable input (active LOW) |
| nDIR (n = 1 to 2)                     | A4, J4   | direction control input (active HIGH)        |
| nLE (n = 1 to 2)                      | H3, T3   | latch enable input (active HIGH)             |
| $n\overline{\text{LOE}}$ (n = 1 to 2) | H4, T4   | latch output enable input (active LOW)       |
| 1A[0:7]                               | A1, B1, C1, D1, E1, F1,G1, H1                                  | data input/output                            |
| D[0:7]                                | A2, C2, E2, G2, J2, L2, N2, R2                                 | data input                                   |
| 1B[0:7]                               | A5, B5, C5, D5, E5, F5, G5, H5                                 | data input/output                            |
| 2B[0:7]                               | J5, K5, L5, M5, N5, P5, R5, T5                                 | data input/output                            |
| Y[0:7]                                | B2, D2, F2, H2, K2, M2, P2, T2                                 | data output                                  |
| 1Q[0:7]                               | A6, B6, C6, D6, E6, F6, G6, H6                                 | data output                                  |
| 2A[0:7]                               | J1, K1, L1, M1, N1, P1, R1, T1                                 | data input/output                            |
| 2Q[0:7]                               | J6, K6, L6, M6, N6, P6, R6, T6                                 | data output                                  |
| GND                                   | B3, B4, D3, D4, E3, E4, G3, G4, K3, K4, M3, M4, N3, N4, R3, R4 | ground (0 V)                                 |
| V <sub>CC</sub>                       | C3, C4, F3, F4, L3, L4, P3, P4                                 | supply voltage                               |

## 6. Functional description

#### 6.1 Function table

Table 3. Function table[1]

| Inputs |              |     | Internal latches | Outputs nQn | Operating mode                     |
|--------|--------------|-----|------------------|-------------|------------------------------------|
| nLOE   | nLE          | nAn |                  |             |                                    |
| L      | Н            | L   | L                | L           | enable and read register           |
| L      | Н            | Н   | Н                | Н           | (transparent mode)                 |
| L      | $\downarrow$ | I   | L                | L           | latch and read register            |
| L      | $\downarrow$ | h   | Н                | Н           |                                    |
| L      | L            | Χ   | no change        | no change   | hold mode                          |
| Н      | $\downarrow$ | I   | L                | Z           | latch register and disable outputs |
| Н      | $\downarrow$ | h   | Н                | Z           |                                    |
| Н      | Н            | L   | L                | Z           | enable register and disable        |
| Н      | Н            | Н   | Н                | Z           | outputs                            |
| Н      | L            | Χ   | no change        | Z           | hold mode and disable outputs      |

<sup>[1]</sup> H = HIGH voltage level;

Table 4. Function table[1]

| Inputs |      | Outputs   |           |  |  |
|--------|------|-----------|-----------|--|--|
| nTOE   | nDIR | nAn       | nBn       |  |  |
| L      | L    | nAn = nBn | input     |  |  |
| L      | Н    | input     | nBn = nAn |  |  |
| Н      | X    | Z         | Z         |  |  |

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

#### Table 5. Function table[1]

| Input | Output |
|-------|--------|
| Dn    | Yn     |
| L     | L      |
| Н     | Н      |

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

L = LOW voltage level;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

 $<sup>\</sup>downarrow$  = negative-going transition;

Z = high-impedance OFF-state;

X = don't care.

## 7. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol           | Parameter               | Conditions  | Min             | Max            | Unit |
|------------------|-------------------------|---|-----------------|----------------|------|
| $V_{CC}$         | supply voltage          |   | -0.5            | +4.6           | V    |
| I <sub>IK</sub>  | input clamping current  | V <sub>I</sub> < 0 V  | -50             | -              | mA   |
| $V_{I}$          | input voltage           | control inputs  | <u>[1]</u> –0.5 | +4.6           | V    |
|                  |                         | data inputs   | <u>[1]</u> –0.5 | $V_{CC} + 0.5$ | V    |
| I <sub>OK</sub>  | output clamping current | $V_O > V_{CC}$ or $V_O < 0$ V                                     | -               | ±50            | mA   |
| Vo               | output voltage          |   | <u>[1]</u> –0.5 | $V_{CC} + 0.5$ | V    |
| Io               | output current          | $V_O = 0 V \text{ to } V_{CC}$                                    | -               | ±50            | mA   |
| I <sub>CC</sub>  | supply current          |   | -               | 100            | mA   |
| $I_{GND}$        | ground current          |   | -100            | -              | mA   |
| T <sub>stg</sub> | storage temperature     |   | -65             | +150           | °C   |
| P <sub>tot</sub> | total power dissipation | $T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$ | [2] -           | 1000           | mW   |

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 8. Recommended operating conditions

Table 7. Recommended operating conditions

| Symbol              | Parameter                           | Conditions                                 | Min | Тур | Max      | Unit |
|---------------------|-------------------------------------|--|-----|-----|----------|------|
| $V_{CC}$            | supply voltage                      | maximum speed performance                  |     |     |          |      |
|                     |                                     | C <sub>L</sub> = 30 pF                     | 2.3 | -   | 2.7      | V    |
|                     |                                     | C <sub>L</sub> = 50 pF                     | 3.0 | -   | 3.6      | V    |
|                     |                                     | low voltage applications                   | 1.2 | -   | 3.6      | V    |
| $V_{I}$             | input voltage                       |  | 0   | -   | $V_{CC}$ | V    |
| Vo                  | output voltage                      |  | 0   | -   | $V_{CC}$ | V    |
| T <sub>amb</sub>    | ambient temperature                 | in free air                                | -40 | -   | +85      | °C   |
| $\Delta t/\Delta V$ | input transition rise and fall rate | $V_{CC} = 2.3 \text{ V to } 3.0 \text{ V}$ | 0   | -   | 20       | ns/V |
|                     |                                     | V <sub>CC</sub> = 3.0 V to 3.6 V           | 0   | -   | 10       | ns/V |

<sup>[2]</sup> Above 70 °C the value of Ptot derates linearly with 1.8 mW/K.

## 9. Static characteristics

Table 8. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol                | Parameter                 | Conditions   | Min                   | Typ[1]        | Max  | Unit |
|-----------------------|---------------------------|--|-----------------------|---------------|--|------|
| T <sub>amb</sub> = -4 | 40 °C to +85 °C           |  |                       |               |  |      |
| V <sub>IH</sub>       | HIGH-level input          | V <sub>CC</sub> = 1.2 V  | $V_{CC}$              | -             | -  | V    |
| V <sub>IL</sub>       | voltage                   | V <sub>CC</sub> = 1.8 V  | 0.7V <sub>CC</sub>    | 0.9           | -  | V    |
|                       |                           | V <sub>CC</sub> = 2.3 V to 2.7 V   | 1.7                   | 1.2           | 0.9 - 1.2 - 0 0.9 0.2V <sub>CC</sub> 1.5 - 0 0.9 0.2V <sub>CC</sub> 1.2 0.7 1.5 0.8 - 0.08 - 0.07 - 0.26 - 0.26 - 0.28 - 0 0.20 0.09 0.30 0.07 0.20 0.15 0.40 0.14 0.40 0.23 0.60 0.27 0.55 0.1 5 0. | V    |
|                       |                           | V <sub>CC</sub> = 2.7 V to 3.6 V   | 2.0                   | 1.5           |  | V    |
| V <sub>IL</sub>       | LOW-level input           | V <sub>CC</sub> = 1.2 V  | -                     | -             | 0  | V    |
|                       | voltage                   | V <sub>CC</sub> = 1.8 V  | -                     | 0.9           | 0.2V <sub>CC</sub>   | V    |
|                       |                           | V <sub>CC</sub> = 2.3 V to 2.7 V   | -                     | 1.2           | 0.7  | V    |
|                       |                           | V <sub>CC</sub> = 2.7 V to 3.6 V   | -                     | 1.5           | 0.8  | V    |
| V <sub>OH</sub>       | HIGH-level output         | $V_I = V_{IH}$ or $V_{IL}$   |                       |               |  |      |
|                       | voltage                   | $I_O = -100 \mu A$ ; $V_{CC} = 1.8 \text{ V to } 3.6 \text{ V}$  | $V_{CC}-0.2$          | $V_{CC}$      | -  | V    |
|                       |                           | $I_{O} = -6 \text{ mA}; V_{CC} = 1.8 \text{ V}$  | $V_{CC}-0.4$          | $V_{CC}-0.1$  | -  | V    |
|                       |                           | $I_{O} = -6 \text{ mA}; V_{CC} = 2.3 \text{ V}$  | $V_{CC}-0.3$          | $V_{CC}-0.08$ | -  | V    |
|                       |                           | $I_{O} = -12 \text{ mA}; V_{CC} = 2.3 \text{ V}$   | $V_{CC}-0.5$          | $V_{CC}-0.17$ | -  | V    |
|                       |                           | $I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$   | $V_{CC}-0.5$          | $V_{CC}-0.14$ | -  | V    |
|                       |                           | $I_{O} = -18 \text{ mA}; V_{CC} = 2.3 \text{ V}$   | $V_{CC}-0.6$          | $V_{CC}-0.26$ | -  | V    |
|                       |                           | $I_{O} = -24$ mA; $V_{CC} = 3.0$ V   | V <sub>CC</sub> - 1.0 | $V_{CC}-0.28$ | -  | V    |
| V <sub>OL</sub>       | LOW-level output voltage  | $V_I = V_{IH}$ or $V_{IL}$   |                       |               |  |      |
|                       |                           | $I_O$ = 100 $\mu$ A; $V_{CC}$ = 1.8 $V$ to 3.6 $V$   | -                     | 0             | 0.20   | V    |
|                       |                           | $I_O = 6 \text{ mA}; V_{CC} = 1.8 \text{ V}$   | -                     | 0.09          | 0.30   | V    |
|                       |                           | $I_{O} = 6 \text{ mA}; V_{CC} = 2.3 \text{ V}$   | -                     | 0.07          | 0.20   | V    |
|                       |                           | $I_{O}$ = 12 mA; $V_{CC}$ = 2.3 V  | -                     | 0.15          | 0.40   | V    |
|                       |                           | $I_{O}$ = 12 mA; $V_{CC}$ = 2.7 V  | -                     | 0.14          | 0.40   | V    |
|                       |                           | $I_{O}$ = 18 mA; $V_{CC}$ = 2.3 V  | -                     | 0.23          | 0.60   | V    |
|                       |                           | $I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$  | -                     | 0.27          | 0.55   | V    |
| l <sub>l</sub>        | input leakage current     | $V_{CC}$ = 1.8 V to 3.6 V; $V_I = V_{CC}$ or GND   | -                     | 0.1           | 5  | μΑ   |
| l <sub>oz</sub>       | OFF-state output          | $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND   |                       |               |  |      |
|                       | current                   | V <sub>CC</sub> = 1.8 V to 2.7 V   | -                     | 0.1           | 5  | μΑ   |
|                       |                           | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$   | -                     | 0.1           | 10   | μΑ   |
| I <sub>CC</sub>       | supply current            | $V_I = V_{CC}$ or GND; $I_O = 0$ A;  |                       |               |  |      |
|                       |                           | $V_{CC} = 1.8 \text{ V to } 2.7 \text{ V}$   | -                     | 0.4           | 80   | μΑ   |
|                       |                           | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$   | -                     | 0.4           | 80   | μΑ   |
| Δl <sub>CC</sub>      | additional supply current | $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$<br>$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$ |                       |               |  |      |
|                       |                           | per control input  | -                     | 5             | 500  | μΑ   |
|                       |                           | per data I/O input   | -                     | 150           | 750  | μΑ   |
| I <sub>BHL</sub>      | bus hold LOW current      | $V_{CC} = 2.3 \text{ V}; V_I = 0.7 \text{ V}$  | 45                    | -             | -  | μΑ   |
|                       |                           | $V_{CC} = 3.0 \text{ V}; V_I = 0.8 \text{ V}$  | 75                    | 150           | -  | μΑ   |
|                       |                           |  |                       |               |  |      |

74ALVCH32973

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

 Table 8.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol            | Parameter                       | Conditions                                    | Min        | Typ[1]      | Max | Unit |
|-------------------|---------------------------------|---|------------|-------------|-----|------|
| I <sub>BHH</sub>  | bus hold HIGH current           | $V_{CC} = 2.3 \text{ V}; V_I = 1.7 \text{ V}$ | -45        | -           | -   | μΑ   |
|                   |                                 | $V_{CC} = 3.0 \text{ V}; V_I = 2.0 \text{ V}$ | <b>−75</b> | <b>–175</b> | -   | μΑ   |
| I <sub>BHLO</sub> | bus hold LOW overdrive current  | $V_{CC} = 3.6 \text{ V}$                      | 500        | -           | -   | μΑ   |
| I <sub>BHHO</sub> | bus hold HIGH overdrive current | $V_{CC} = 3.6 \text{ V}$                      | -500       | -           | -   | μΑ   |
| C <sub>I</sub>    | input capacitance               |   | -          | 5.0         | -   | pF   |
| C <sub>I/O</sub>  | input/output capacitance        |   | -          | 8.0         | -   | pF   |

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

## 10. Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); test circuit Figure 10.

| Symbol          | Parameter         | Conditions                                 |            | Min | Typ[1] | Max | Unit |
|-----------------|-------------------|--|------------|-----|--------|-----|------|
| $T_{amb} = -4$  | 40 °C to +85 °C   |  |            |     |        |     |      |
| t <sub>pd</sub> | propagation delay | nAn to nQn; see Figure 4                   | [2]        |     |        |     |      |
|                 |                   | V <sub>CC</sub> = 1.2 V                    |            | -   | 7.0    | -   | ns   |
|                 |                   | V <sub>CC</sub> = 1.8 V                    |            | 1.1 | 3.4    | 5.7 | ns   |
|                 |                   | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | <u>[3]</u> | 1.0 | 2.2    | 3.9 | ns   |
|                 |                   | $V_{CC} = 2.7 \text{ V}$                   |            | 1.0 | 2.7    | 3.8 | ns   |
|                 |                   | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | <u>[4]</u> | 1.0 | 2.5    | 3.6 | ns   |
|                 |                   | nLE to nQn; see Figure 5                   | <u>[2]</u> |     |        |     |      |
|                 |                   | V <sub>CC</sub> = 1.2 V                    |            | -   | 8.2    | -   | ns   |
|                 |                   | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 3.7    | 5.9 | ns   |
|                 |                   | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | <u>[3]</u> | 1.0 | 2.4    | 3.8 | ns   |
|                 |                   | $V_{CC} = 2.7 \text{ V}$                   |            | 1.0 | 2.7    | 4.3 | ns   |
|                 |                   | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | <u>[4]</u> | 0.8 | 2.6    | 4.1 | ns   |
|                 |                   | nAn to nBn or nBn to nAn; see Figure 6     | <u>[2]</u> |     |        |     |      |
|                 |                   | V <sub>CC</sub> = 1.2 V                    |            | -   | 5.9    | -   | ns   |
|                 |                   | V <sub>CC</sub> = 1.8 V                    |            | 1.4 | 3.0    | 4.3 | ns   |
|                 |                   | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | <u>[3]</u> | 1.0 | 2.0    | 3.8 | ns   |
|                 |                   | $V_{CC} = 2.7 \text{ V}$                   |            | 1.0 | 2.3    | 3.7 | ns   |
|                 |                   | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | <u>[4]</u> | 1.0 | 2.2    | 3.4 | ns   |
|                 |                   | Dn to Yn; see Figure 7                     | <u>[2]</u> |     |        |     |      |
|                 |                   | V <sub>CC</sub> = 1.2 V                    |            | -   | 4.6    | -   | ns   |
|                 |                   | V <sub>CC</sub> = 1.8 V                    |            | 1.1 | 2.4    | 5.1 | ns   |
|                 |                   | $V_{CC}$ = 2.3 V to 2.7 V                  | <u>[3]</u> | 0.7 | 1.7    | 3.7 | ns   |
|                 |                   | $V_{CC} = 2.7 \text{ V}$                   |            | 1.0 | 2.1    | 3.6 | ns   |
|                 |                   | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | <u>[4]</u> | 0.9 | 1.8    | 3.1 | ns   |

 Table 9.
 Dynamic characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); test circuit Figure 10.

| Symbol           | Parameter    | Conditions                                 |            | Min | Typ[1] | Max | Unit |
|------------------|--------------|--|------------|-----|--------|-----|------|
| t <sub>en</sub>  | enable time  | nLOE to nQn; see Figure 8                  | <u>[2]</u> |     |        |     |      |
|                  |              | V <sub>CC</sub> = 1.2 V                    |            | -   | 9.5    | -   | ns   |
|                  |              | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 4.6    | 7.3 | ns   |
|                  |              | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | [3]        | 1.0 | 3.0    | 5.2 | ns   |
|                  |              | V <sub>CC</sub> = 2.7 V                    |            | 1.0 | 3.3    | 4.9 | ns   |
|                  |              | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | [4]        | 1.0 | 2.7    | 4.3 | ns   |
|                  |              | nTOE to nAn or nBn; see Figure 8           | [2]        |     |        |     |      |
|                  |              | V <sub>CC</sub> = 1.2 V                    |            | -   | 10.0   | -   | ns   |
|                  |              | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 4.7    | 7.6 | ns   |
|                  |              | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | <u>[3]</u> | 1.0 | 3.2    | 5.7 | ns   |
|                  |              | V <sub>CC</sub> = 2.7 V                    |            | 1.0 | 3.3    | 5.4 | ns   |
|                  |              | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | [4]        | 1.0 | 2.7    | 4.4 | ns   |
|                  |              | nDIR to nAn or nBn; see Figure 8           | <u>[2]</u> |     |        |     |      |
|                  |              | V <sub>CC</sub> = 1.2 V                    |            | -   | 7.0    | -   | ns   |
|                  |              | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 3.5    | 7.6 | ns   |
|                  |              | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | [3]        | 1.0 | 2.7    | 5.2 | ns   |
|                  |              | V <sub>CC</sub> = 2.7 V                    |            | 1.0 | 4.2    | 6.0 | ns   |
|                  |              | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | [4]        | 1.0 | 3.4    | 5.0 | ns   |
| t <sub>dis</sub> | disable time | nLOE to nQn; see Figure 8                  | <u>[2]</u> |     |        |     |      |
|                  |              | V <sub>CC</sub> = 1.2 V                    |            | -   | 6.7    | -   | ns   |
|                  |              | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 3.5    | 5.6 | ns   |
|                  |              | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | <u>[3]</u> | 1.0 | 2.2    | 4.1 | ns   |
|                  |              | $V_{CC} = 2.7 \text{ V}$                   |            | 1.0 | 3.4    | 4.7 | ns   |
|                  |              | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | [4]        | 1.0 | 3.1    | 4.2 | ns   |
|                  |              | nTOE to nAn or nBn; see Figure 8           | <u>[2]</u> |     |        |     |      |
|                  |              | V <sub>CC</sub> = 1.2 V                    |            | -   | 7.0    | -   | ns   |
|                  |              | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 3.6    | 7.6 | ns   |
|                  |              | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | [3]        | 1.0 | 2.6    | 5.2 | ns   |
|                  |              | V <sub>CC</sub> = 2.7 V                    |            | 1.0 | 3.5    | 4.6 | ns   |
|                  |              | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | [4]        | 1.0 | 3.2    | 4.3 | ns   |
|                  |              | nDIR to nAn or nBn; see Figure 8           | [2]        |     |        |     |      |
|                  |              | V <sub>CC</sub> = 1.2 V                    |            | -   | 7.2    | -   | ns   |
|                  |              | V <sub>CC</sub> = 1.8 V                    |            | 1.5 | 3.7    | 7.6 | ns   |
|                  |              | $V_{CC}$ = 2.3 V to 2.7 V                  | [3]        | 1.0 | 2.7    | 5.2 | ns   |
|                  |              | V <sub>CC</sub> = 2.7 V                    |            | 1.0 | 4.0    | 6.0 | ns   |
|                  |              | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | <u>[4]</u> | 1.0 | 3.2    | 5.0 | ns   |

Table 9. Dynamic characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); test circuit Figure 10.

| Symbol          | Parameter                     | Conditions   |            | Min | Typ[1] | Max | Unit |
|-----------------|-------------------------------|--|------------|-----|--------|-----|------|
| t <sub>W</sub>  | pulse width                   | nLE HIGH; see Figure 5   |            |     |        |     |      |
|                 |                               | V <sub>CC</sub> = 1.8 V  |            | 3.5 | 1.0    | -   | ns   |
|                 |                               | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$   | [3]        | 3.0 | 1.0    | -   | ns   |
|                 |                               | V <sub>CC</sub> = 2.7 V  |            | 3.0 | 1.0    | -   | ns   |
|                 |                               | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$   | <u>[4]</u> | 2.5 | 1.0    | -   | ns   |
| t <sub>su</sub> | set-up time                   | nAn to nLE; see Figure 9   |            |     |        |     |      |
|                 |                               | V <sub>CC</sub> = 1.8 V  |            | 1.1 | -0.1   | -   | ns   |
|                 |                               | V <sub>CC</sub> = 2.3 V to 2.7 V   | [3]        | 1.1 | -0.1   | -   | ns   |
|                 |                               | $V_{CC} = 2.7 \text{ V}$   |            | 1.1 | -0.1   | -   | ns   |
|                 |                               | V <sub>CC</sub> = 3.0 V to 3.6 V   | <u>[4]</u> | 1.1 | -0.1   | -   | ns   |
| t <sub>h</sub>  | hold time                     | nAn to nLE; see Figure 9   |            |     |        |     |      |
|                 |                               | V <sub>CC</sub> = 1.8 V  |            | 1.3 | 0.1    | -   | ns   |
|                 |                               | V <sub>CC</sub> = 2.3 V to 2.7 V   | [3]        | 1.6 | 0.2    | -   | ns   |
|                 |                               | V <sub>CC</sub> = 2.7 V  |            | 1.6 | 0.4    | -   | ns   |
|                 |                               | V <sub>CC</sub> = 3.0 V to 3.6 V   | [4]        | 1.3 | 0.2    | -   | ns   |
| $C_{PD}$        | power dissipation capacitance | per latch or buffer; $V_I$ = GND to $V_{CC}$ ; $V_{CC}$ = 1.2 V to 3.6 V   | <u>[5]</u> |     |        |     |      |
|                 |                               | Q outputs enabled; A and B ports isolated; $f_{i(nAn)}$ = 10 MHz; $f_{i(nLE)}$ = 20 MHz; $f_{i(nQn)}$ = 10 MHz                         |            | -   | 26     | -   | pF   |
|                 |                               | A outputs enabled; Q output disabled; $f_{i(nAn)} = 10$ MHz; $f_{i(nBn)} = 10$ MHz   |            | -   | 16     | -   | pF   |
|                 |                               | B outputs enabled; Q output disabled; $f_{i(nAn)} = 10$ MHz; $f_{i(nBn)} = 10$ MHz   |            | -   | 16     | -   | pF   |
|                 |                               | Y outputs enabled; A and B parts isolated; Q output disabled; $f_{i(Dn)} = 10$ MHz; $f_{i(Yn)} = 10$ MHz                               |            | -   | 12     | -   | pF   |
|                 |                               | all outputs disabled; one nLE input and one nAn input switching; $f_{i(nAn)} = 10$ MHz; $f_{i(nLE)} = 20$ MHz; $f_{i(nQn)} = 0$ MHz    |            | -   | 18     | -   | pF   |
|                 |                               | Q outputs disabled; A and B ports isolated; one nLE input switching; $f_{i(nAn)} = 0$ MHz; $f_{i(nLE)} = 20$ MHz; $f_{i(nQn)} = 0$ MHz |            | -   | 6      | -   | pF   |

- [1] All typical values are measured at  $T_{amb}$  = 25 °C.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

 $t_{\mbox{\scriptsize dis}}$  is the same as  $t_{\mbox{\scriptsize PLZ}}$  and  $t_{\mbox{\scriptsize PHZ}}.$ 

- [3] Typical values are measured at  $V_{CC}$  = 2.5 V.
- [4] Typical values are measured at  $V_{CC}$  = 3.3 V.
- [5]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

#### 11. Waveforms




Fig 4. Propagation delay, input (nAn) to data output (nQn)







Fig 5. Propagation delay, latch enable input (nLE) to data output (nQn), and pulse width











Table 10. Measurement points

| Supply voltage             | Input           |                     | Output              |                          |                          |  |
|----------------------------|-----------------|---------------------|---------------------|--------------------------|--------------------------|--|
| V <sub>CC</sub>            | VI              | V <sub>M</sub>      | V <sub>M</sub>      | V <sub>X</sub>           | V <sub>Y</sub>           |  |
| 2.3 V to 2.7 V and < 2.3 V | V <sub>CC</sub> | $0.5 \times V_{CC}$ | $0.5 \times V_{CC}$ | V <sub>OL</sub> + 0.15 V | V <sub>OH</sub> – 0.15 V |  |
| 2.7 V                      | 2.7 V           | 1.5 V               | 1.5 V               | V <sub>OL</sub> + 0.3 V  | $V_{OH}-0.3\ V$          |  |
| 3.0 V to 3.6 V             | 2.7 V           | 1.5 V               | 1.5 V               | V <sub>OL</sub> + 0.3 V  | $V_{OH} - 0.3 V$         |  |

#### 12. Test information



Test data is given in Table 11.

Definitions for test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $V_{EXT}$  = External voltage for measuring switching times.

Fig 10. Test circuit for measuring switching times

Table 11. Test data

| Supply voltage               | Input    |                                 | Load  |              | V <sub>EXT</sub>                    |                       |                       |
|------------------------------|----------|---------------------------------|-------|--------------|-------------------------------------|-----------------------|-----------------------|
| V <sub>CC</sub>              | VI       | t <sub>r</sub> , t <sub>f</sub> | CL    | $R_L$        | t <sub>PLH</sub> , t <sub>PHL</sub> | $t_{PLZ}$ , $t_{PZL}$ | $t_{PHZ}$ , $t_{PZH}$ |
| 2.3 V to 2.7 V and $<$ 2.3 V | $V_{CC}$ | $\leq$ 2.0 ns                   | 30 pF | $500 \Omega$ | open                                | $2\times V_{CC}$      | GND                   |
| 2.7 V                        | 2.7 V    | 2.5 ns                          | 50 pF | 500 Ω        | open                                | $2 \times V_{CC}$     | GND                   |
| 3.0 V to 3.6 V               | 2.7 V    | 2.5 ns                          | 50 pF | $500 \Omega$ | open                                | $2 \times V_{CC}$     | GND                   |

## 13. Package outline

LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1




Fig 11. Package outline SOT536-1 (LFBGA96)

74ALVCH32973

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 14. Abbreviations

#### Table 12. Abbreviations

| Acronym | Description                             |
|---------|---|
| CMOS    | Complementary Metal-Oxide Semiconductor |
| DUT     | Device Under Test                       |
| TTL     | Transistor-Transistor Logic             |

## 15. Revision history

#### Table 13. Revision history

| Document ID      | Release date                     | Data sheet status          | Change notice      | Supersedes            |
|------------------|----------------------------------|----------------------------|--------------------|-----------------------|
| 74ALVCH32973 v.3 | 20130117                         | Product data sheet         | -                  | 74ALVCH32973 v.2      |
| Modifications:   | <ul> <li>Table note o</li> </ul> | f function table updated ( | LOW-to-HIGH change | ed into HIGH-to-LOW). |
| 74ALVCH32973 v.2 | 20121108                         | Product data sheet         | -                  | 74ALVCH32973 v.1      |
| Modifications:   | <ul> <li>Function tab</li> </ul> | le updated.                |                    |                       |
| 74ALVCH32973 v.1 | 20120822                         | Product data sheet         | -                  | -                     |

## 16. Legal information

#### 16.1 Data sheet status

| Document status[1][2]          | Product status[3] | Definition  |
|--------------------------------|-------------------|---|
| Objective [short] data sheet   | Development       | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification     | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production        | This document contains the product specification.                                     |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74ALVCH32973

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### 18. Contents

| 1    | General description              |
|------|----------------------------------|
| 2    | Features and benefits            |
| 3    | Ordering information             |
| 4    | Functional diagram               |
| 5    | Pinning information              |
| 5.1  | Pinning                          |
| 5.2  | Pin description                  |
| 6    | Functional description           |
| 6.1  | Function table                   |
| 7    | Limiting values                  |
| 8    | Recommended operating conditions |
| 9    | Static characteristics           |
| 10   | Dynamic characteristics          |
| 11   | Waveforms                        |
| 12   | Test information                 |
| 13   | Package outline                  |
| 14   | Abbreviations14                  |
| 15   | Revision history                 |
| 16   | Legal information1               |
| 16.1 | Data sheet status                |
| 16.2 | Definitions15                    |
| 16.3 | Disclaimers                      |
| 16.4 | Trademarks16                     |
| 17   | Contact information 16           |
| 18   | Contents 17                      |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.